Skip to content

SYNAPSE DESIGN VIETNAM

Synapse.vn
default img

Synapse Internship Program 2023

Synapse Internship Program 2023 Synapse High-Quality Internship Program is to provide opportunities for Junior/Senior Students or anyone who has an […]

Hiring Synthesis Engineer

Hiring Synthesis Engineer Level: ExperiencedWork location: HCM A. Responsibility: – Experience in all aspects of implementation like area efficiency and […]

Hiring DFT Engineer

Hiring DFT Engineer Level: from Junior to ManagerLocation: HCM Responsibilities Scan: Strong understanding of scan and compression (EDT) circuitry. Friendly […]

    Apply your resume

    * Required

    Synapse Internship Program 2023 Synapse High-Quality Internship Program is to provide opportunities for Junior/Senior Students or anyone who has an interest in semiconductor career to show their abilities and become the next successor of Synapse. Individuals with ambitions to grow their careers in the semiconductor industry will undergo an established internship program.
    Starting your career with Synapse - a company of QuEST Global will be your best first step as we will provide you with a range of development opportunities and you will be challenged in various big projects while creating a meaningful experience.
    Start your #bestfirststep, Start with Synapse Design Vietnam ...
    Read More
    Hiring Synthesis Engineer Level: Experienced
    Work location: HCM A. Responsibility:
    - Experience in all aspects of implementation like area efficiency and low power, timing closure, ECO implementation, equivalence checks, - UPF generations, CLP
    - Acknowledge about all libraries set (.lib/.db/ndm/lef/tlef…)
    - Responsible for the libraries control and understanding about standard cells/memories usage
    - Responsible for the synthesis (blocks/chiptop level) and SDC development
    - Provide support and review constraints, reports, etc to ensure quality
    - Collaborate with PD engineers for the netlist quality, SDC debug, Clock uncertainty definition for PnR and sign-off

    B. Benefits:
    - Competitive Salary package (Monthly income + Allowances + Bonuses)
    100% full salary (Insurance + probation) ...
    Read More
    Hiring DFT Engineer Level: from Junior to Manager
    Location: HCM Responsibilities Scan:
    • Strong understanding of scan and compression (EDT) circuitry.
    • Friendly with Synopsys OCC for both stuck-at/transition modes.
    • Develop scan architecture and compression strategy optimized for test coverage and test time.
    • Strong in analyzing fault lists from ATPG runs to get high test-coverage: 99+% for stuck-at scan and 85 to 90% for transition scan.
    MBIST:
    • Strong understanding of MBIST circuitry when joining ASIC group by Mentor documents.
    • Perform memory grouping to share MBIST controllers with considerations about timing effects, area overheads, routing congestions, and scan test-coverage.
    • Developed memory ...
      Read More
    Synapse Training Program 2022 Physical Design Engineer
    DFT Engineer
    Synthesis Engineer Location: Da Nang Office - Level 18 Vietinbank Tower, 36 Tran Quoc Toan, Da Nang City
    Application Deadline: 31 May 2022
    Training program start date: 1 July 2022
    Level: Intern/Fresher Requirement for intern:
    • 3rd-year, 4th-year student
    • Major in Electrical – Electronics, Electronics and Telecommunication, Computer engineering Technology…
    • Has thesis, essay, investigation related to VLSI, VHDL, System Verilog, Synthesis, Design For Test, Physical Design is a plus
    • Good at English and presentation
    Requirement for fresher:
    • Final-year or new graduate student
    • Major in Electrical – Electronics, Electronics and Telecommunication, Computer engineering Technology…
    • ...
      Read More
    Hiring Senior / Staff Engineer Physical Design Level: Experienced, Senior, Staff
    Work location: District 8, District 9, Da Nang A. Responsibility:
    – Responsible for Place/route of complex SoCs in popular process technologies
    – Design complex clocking structures
    – Define the floorplan, including pin placement, power busing, placement of blocks and macros
    – Execute place/route, signal integrity avoidance/fixing, power/clock analysis, timing closure, noise analysis, and DRC/LVS B. Benefits:
    – Competitive Salary Package (Monthly income + Allowances + Bonuses).
    – Long-term contract
    – H1B/L1 US visa process for the excellent engineer after at least 1 year working for Synapse
    – Flexible working environment
    – Annual Performance review
    – Annual company trip, quarterly ...
    Read More